The reliability evaluation of MOS transistors is one of the most important subjects in device engineering and VLSI design. The down-scaling of device dimensions adversely affects device reliability and lifetime. Although different factors contribute to device reliability and lifetime, the most influential factor is hot-carrier degradation. Furthermore, hot-carrier degradation affects each application uniquely. In analog applications, hot-carrier degradation is more complex and diverse relative to digital applications. In this study, we improve the BSIM4 drain-current model to develop a hotcarrier degradation model that is suitable for both analog and digital applications. Our approach is readily applicable to all process technologies because it depends only on the measured data from fresh and degraded devices. The simulation results of four different process technologies are in excellent agreement with the measured data.
Introduction
To increase the performance and packing density of very-large-scale integration (VLSI) circuits, the associated process technology has decreased from 0.25 µ m to 22 nm since 1999. However, the power-supply voltage of VLSI circuits cannot be proportionally decreased with the process technology. Therefore, the down-scaling of device dimensions has increased the electric field within devices, negatively affecting device reliability. As a result of the induced electric field, the primary device reliabilities suffer from increased electromigration, dielectric breakdown, and hot-carrier injection (HCI). Of these effects, HCI is the most important because it significantly affects transistor lifetime. As a consequence of this issue, HCI also causes changes to or the degradation of metal oxide semiconductor field effect transistor (MOSFET) devices during operation. Many investigations have explained the mechanisms of HCI and have provided models for device degradation [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . Providing explanations of and models for HCI behavior is a very time-consuming task. Therefore, nearly all researchers of these topics specifically target digital device operations and applications. Device reliability in an analog application is significantly different than in a digital application because the latter is a large-signal application but the former is a small-signal application. A digital application operates in only 1 of 2 possible states, cut-off or saturation; however, because analog applications are small-signal applications, they can operate anywhere between cut-off and saturation, according to the circuit topography. Therefore, the degradation effects associated with HCI contribute adversely to different device parameters with respect to analog and digital applications [15] [16] [17] [18] [19] [20] [21] [22] . Generally speaking, speed is an important parameter for digital applications; as a result, the channel length is mostly chosen as L min . However, for analog applications, the most important parameters are matching and noise; therefore, the channel length is chosen to be several times the value of L min . Consequently, the operation of analog circuits is sensitive to device parameter variations. Furthermore, device parameter variations also depend on the circuit topography of the analog circuit, which is not the case for digital applications.
Analog circuits usually use long-channel devices to reduce the sensitivity to device parameter variations. Therefore, channel lengths are typically chosen to be several times greater than L min for analog applications. Because of this, it has been believed that the influence of hot-carrier effects on analog circuit performance is minimal, and, as a result, it has been mostly overlooked. However, the integration of different functions on a single chip for a mixture of analog/digital technologies is widely used by VLSI designers. Therefore, analog circuit reliability is an important issue in VLSI design.
Degradation is an important issue for circuit designers because it affects the circuit lifetime. Different HCI degradation mechanisms exists, with the best known being the drain avalanche hot-carrier (DAHC), the channel hot electron (CHE), the substrate hot electron (HSE), and the secondary generated hot electron (SGHE). The rapid down-scaling of device dimensions and the increase of mixed analog/digital designs creates difficulty in achieving a good VLSI design within an appropriate amount of time. Therefore, a device simulator that can accurately predict the long-term reliability characteristics as a result of HCI degradation is necessary. However, the accurate modeling of HCI degradation requires a good understanding of the physical mechanics. A precise description of the influence of the device's electrical characteristics due to HCI degradation also would be sufficient. However, both goals require a significant amount of time to provide the desired accuracy for degraded devices.
In this study, HCI, which is one of the most important degradation mechanisms, is adopted in the Berkeley Short-channel IGFET Model (BSIM4) drain-current model. The BSIM4 model is accepted as a standard in the industry by the Compact Model Council. Our proposed model for HCI is developed with neural network (NN) modeling from the basis of fresh and degraded device measurements. The approach of fresh and degraded device measurement is trained with the NN, and after the training, the analytical equation is adopted in the BSIM4 drain-current model. However, a complex physical description is not easy to adopt into a simulation program [23] [24] [25] [26] [27] . Furthermore, down-scaling and the increase of device density have changed the physical mechanisms of HCI. Moreover, new MOSFET device structures, such as the gate-all-around MOSFET [28] , ultrashallow body silicon-oxide-nitride-oxide-silicon gate power MOSFET [29] , finFET [30] , tri-gate (3D) MOSFET [31] , and lateral diffused MOSFET [32] , have different hot-carrier mechanisms and effects. From this perspective, no universally accurate physical model of every process and device structure can be achieved for HCI in the near future. Even if a physical model for every process and device structure were in existence, the adoption of such a complex physical description in a simulator would be time-consuming. However, until now, the bases of the physical principles of hot-carrier degradation mechanisms have not changed, although the process and device structures have changed significantly since 1980. Therefore, we propose an HCI model that is independent of the process and device structure and can easily be adopted into a simulator. The model does not impose significantly higher demands on the device engineer. Our proposed model is in excellent agreement with the measured data of depredated MOSFETs.
The paper is organized as follows. In Section 2, we discuss the related works. In Section 3, the improvement of the BSIM4 drain-current model for HCI with the NN is described. The experimental details of MOS transistor measurements are given in Section 4. The simulation results and the conclusions are given in Sections 5 and 6, respectively.
Related works
Many scientific investigations have been published on hot-carrier degradation and lifetime modeling. Some of the available literature is based on degradation models that use statistical methods [33, 34] . However, statistical methods are difficult to adopt in simulation programs for the modeling of HCI and lifetimes. Compared to statistical methods, there have been more publications on specific MOSFETs and the applications of their degradation and modeling [35] [36] [37] [38] . There is also a significant number of works on HCI models other than BSIM4 [39] [40] [41] [42] [43] . However, many publications exist on digital applications [44] [45] [46] [47] [48] . Our proposed model has the advantage of being directly modeled from the measurement data of metal oxide semiconductor (MOS) transistors with fresh and degraded output characteristics (V DS -I DS ) . The modeling of the measurement data is made with NNs. NNs have the ability to learn from data and to make predictions. In our proposed model, we predict the output characteristic between two measurement gate voltages with good results. Therefore, it is suitable for analog applications. Another significant difference in the present study relative to others is the expression of the degradation model; based not only on BSIM4, it can be adapted easily to every simulation program that uses a drain-current model.
Studies that are similar to our own are simulation programs such as BERT [49] , RELY [50] , GLACIER [51] , and TCAD [38] . However, these are models of HCI mechanisms based on physical examinations. For this reason, the modeling of HCIs belonging to new technological developments or new device structures is a time-consuming process [52] . A very similar study to ours is [53] . However, this study was conducted for digital applications, and the resulting work is based on statistical analysis, which is not suitable for SPICElike simulation programs. BSIM4 also models the stress effects, although for some MOSFETs and new device structures, it is not sufficient [54] .
The improved BSIM4 drain-current model
The BSIM4 drain-current model equation is presented in Eq. (1). For a detailed explanation of this equation, please see [55] . Our proposed HCI model equation was added to this equation without affecting the fresh device simulations. Our proposed HCI model equation is obtained at the end of NN training. As is known, very complex systems can be modeled with NNs [56] [57] [58] . However, the biggest difficulty encountered in the use of NNs is in the creation of a suitable training structure. If an appropriate NN structure for the system to be modeled cannot be created, the result in terms of the desired accuracy cannot be obtained. For this reason, various NN structures are explored to specify the most appropriate structure, generally based on a trial-and-error method [59, 60] .
To improve the BSIM4 drain-current model for the modeling of HCI with prediction capability, appropriate MOSFET measurements must be carried out under the following conditions. a) Output characteristic measurements must be collected at small and constant intervals. For a V DS step size of at least 1 mV, the root mean square (RMS) error between the measurement and simulation results is smaller than if the step size is 10 mV.
b) When the output characteristic measurement is performed with (at max) 1 V V GS intervals, the RMS error of the output characteristic prediction between two V GS values is small enough. Decreasing the V GS step decreases the RMS error value by a very small amount.
c) When values of W and L are chosen to be small (if the max value is 5 times greater than the min value), similar behaviors to V GS are observed. However, if the values chosen are greater than this, the RMS error between the measurement and simulation or for the prediction increases.
If the measurements are not performed in an appropriate manner relative to these conditions, the HCI is not modeled accurately, or the model lacks prediction capability. Three different multilayer NN structures were used and tested with fresh and degraded measurements appropriate to these conditions. These NN structures are the focused time delay neural network (FTDNN), the feedforward neural network (FNN), and the nonlinear autoregressive neural network with external input (NARX). The training functions used in these structures are BFGS quasi-Newton, Bayesian regulation (BR), conjugate gradient with Powell/Beale restarts (CGB), Levenberg-Marquardt (LM), one-step secant (OSS), and scaled conjugate gradient (SCG). As a result of many tests, the FNN is determined as the best NN structure with the ability to model and predict HCI. The FNN structure is determined to be composed of a LM training function, one input layer, one output layer (linear transfer function), and a hidden layer (tangent sigmoid transfer function) with 2 neurons. The general shape of the FNN structure is seen in Figure 1 
Experimental details
MOSFETs with four different process technologies were used to confirm the correctness of our proposed HCI model. Two of these are submicron and the other two are nanoscale MOSFETs. To show the accuracy of our proposed model, fresh and degraded measurements of nanoscale MOSFETs were taken from [56] and [61] . Different stress tests were applied to the MOSFETs, and the degradation behaviors of the output characteristics were examined. The process parameters based on each MOSFET and the applied stress time are shown in Table 1 . [63] 0.65 µm 20 nm 10 µm 1.5-3 µm 28 h Nanoscale nMOS [56] 65 nm 1.7 nm 0.5 nm 0.05 nm 3000 s Nanoscale pMOS [61] 45 nm 1.4 nm 0.5 µm 1 µm 200 s
Simulation results
The NN structure investigations for accurate HCI modeling and its addition to the BSIM4 drain-current model were made with submicron MOSFETs. The accuracy of the model that we proposed was tested with nanoscale MOSFETs. As mentioned above, to achieve high accuracy with the HCI model, the measurements must be carried out according to the rules mentioned above. Accordingly, the V DS voltage range of the submicron nMOS transistor was 0-5 V, and the I DS current was measured at an interval of 1 mV. The V GS value was taken as 1 V, 2 V, and 3 V. While taking the channel width W as a constant, the channel length L was taken from two groups: 0.9 µ m, 1.2 µ m, and 1.5 µ m; and 1 µ m, 2 µ m, and 3 µ m. To achieve accurate predictions with the NN, every value used in the MOSFET measurement should have a constant interval. If not, the RMS error increases. For this reason, L was trained in two different groups to achieve constant intervals between L. The interval of the first group is 0.3 µ m, and that of the other is 1 µ m. For all V GS measurements, the RMS error of the first group is 1.58 × 10 −6 %, while that of the second group is 2.58 × 10 −6 %. Comparing these results with those of [62] , the model that we propose gives significantly better results. For each value of L, the corresponding RMS errors are given in Table 2 . When predicting the output characteristic for L = 1.6 µ m;
V GS = 1 V, 2 V, 3 V; and t stress = 7 h, the RMS error of the first group is 1.54 × 10 −6 %, while the error of the second group is 4.60 × 10 −6 %. These results show that the NN does not memorize the training data, but rather it learns. However, when we train the two groups as a whole, the RMS error is 9.31 × 10 −6 %. The measurement and simulation results for L = 3 µ m can be seen in Figure 2 . For the submicron pMOS, the output characteristics were measured with the same conditions as for the submicron nMOS, except that the V GS value was taken as -1.5 V, -2 V, and -2.5 V. Taking the channel width W as a constant, the channel length L was taken as 1.5 µ m and 3 µ m. The RMS error between the measurements and simulations was 2.29 × 10 −6 %.
Comparing this result with [63] , the model that we suggest is capable of modeling the MOSFET degradation with significantly smaller RMS errors. For each L, the RMS errors are given in Table 3 . The measurement and simulation results for L = 3 µ m can be seen in Figure 3 . Good results are also obtained for nanoscale
MOSFETs. The RMS error is 7.88 × 10 −7 % (Figure 4 ) for the nanoscale nMOS; this result is significantly better than 2.63%, which is the RMS error obtained in [56] . When applied to the nanoscale pMOS, the RMS error is 6.19 × 10 −7 % (figure 5). The coefficients of Eq. (3) of the HCI model for each MOSFET are given in Table 4 . 
Conclusion
In this study, a new hot-carrier injection (HCI) model that is independent of the MOSFET process technology and device structure is suggested. The most important difference between our model and those that are already available is that our model depends only on the use of fresh and degraded measurements. The equation obtained as a result of the training measurements performed in the NN creates our proposed HCI model. Two important considerations are provided by basing our suggested HCI model on the NN training equations. One is that our model can be added easily to models such as BSIM4 and that there is no need for parameter extraction. To determine the NN structure that models the HCI most accurately, 3 NN structures and 6 training functions were examined. Among these, the NN structures consisting of the FNN and the LM training function were found to model the HCI most accurately. Although the degradation features of analog and digital applications are distinctly different, how MOSFET degradation measurements should be performed to provide high accuracy HCI modeling and predictions for both kinds of applications was determined. However, to perform lifetime predictions, the degradation measurements must belong to the worst case. Our current work does not include this.
To demonstrate the accuracy of the model that we suggest, two submicron and two nanoscale MOSFETs, with four different process technologies, were used. The simulation results of the HCI model that we suggest are in accordance with the measured data.
